Abstract-The reliability issue of the FinFET is studied in details in this paper by the forward gated-diode R-G current method. Extraction of the stress induced interface states and oxide traps of FinFET is performed from a series of the R-G current measurement and developed physics expression. As the result, the interface states can be extracted by the relationship between the net increase value of the maximum substrate current (ΔIpeak) and stress time; and the oxide trap can be reflected by the drift of gate voltage (ΔVg) corresponding toΔIpeak.
I. INTRODUCTION
The multi-gate MOSFET is considered to be one of the most promising device architectures for scaling CMOS to the 45-nm technology node and beyond [1] [2] [3] [4] . Improved short-channel effects (SCEs), and equivalent current drivability to planar CMOS, can be expected from these devices. The FinFET architecture has emerged as one of the most successful methods [5] for fabricating double-gate [6] , triple-gate [7] , and the circuits formed by FinFET also show very promising results.
However, the performance of such nano-scaled devices is seriously suffered from traps in the gate oxide and the interface between Si field and SiO 2 [8] . It has been reported that the application of forward gate-diode R-G current to analyze the stress-induced interface and oxide traps of SOI MOSFET is a very useful, simple, sensitive and flexible method.
In this paper, we presented analysis of the gate voltage-induced-traps of FinFET by using this method. First, the principle of forward gated-diode R-G current method is simple introduced. The measurement and analysis of stress induced interface states and oxide traps of FinFET. Finally, we conclude with a summary.
II. MEASURMENT AND ANALYSIS OF STRESS INDUCED INTERFACE STATE AND OXIDE TRAP OF FINFET
Recently, a refined forward gated-diode method has been used to characterize the interface traps and extract the bulk carrier recombination lifetime in the SOI devices by extracting recombination-generation (R-G) current,. The principle and some results has been reported in references. This method is also useful to the extraction of interface states and oxide traps of FinFET.
The total diode current is the sum of the interface R-G current, bulk R-G current and the bulk diffusion current for all biasing states
No matter the gated-diode under forward bias or reward bias, the bulk R-G current I R-G(bulk) could be neglected and R-G current is the significant part of the total current. Scan the gate voltage range from negative bias to positive bias (which due to the channel under gate changes from accumulation to depletion) by keeping bias on the gate-diode constantly, changes of surface potential and carrier concentration can be observed except the diffusion. R-G current rises to a peak point first and then decreases to a constant level. The maximum R-G current (I peak ) can be determined by equation
, and I peak could be expressed as 
 
Therefore, a peak point of R-G current can be achieved from Equation (2) .
In this section, gate-diode R-G current method has been used in FinFET to extracting and distinguishing the Si/SiO 2 interface states and oxide traps. The 3-D structure and layout of the FINFET we tested are shown in Figure I , which were made from the fabrication process line of the Institute of Microelectronics, Peking University. International Conference on Electrical, Mechanical and Industrial Engineering (ICEMIE 2016) As shown in Figure I , L g is the length of the channel, W Fin is the width of the Si body and H is the height of the Si body. V g and V sub are added to the gate and substrate, respectively. Source and drain are always grounded during the measurement.
A. Analysis of Interface State and Oxide Trap
In the measurement, the source and drain are connected to ground while applying a constant low biased voltage V b to the body contact. As a result, the source/drain and body contact formed a forward diode. Based on the principle discussed in sectionⅡ, by scanning the gate voltage from negative bias to positive bias (which due to the channel under gate changes from accumulation to depletion), the R-G current due to the interface states and oxide traps could be obtained. The gate voltage stress is set to be 3V and the accumulated stress time is changed from 0s, through 10s, 20s, 50s, 80s, 100s, 200s, 500s, 800s, 1000s, finally to 2000s. The R-G current characteristics of the devices were automatically recorded by a semiconductor parameter analyzer HP-4156B after stress duration.
The bias conditions we used in our measurement are exhibited as follows: (1) . To prevent the forward diode formed by the drain and body from turning on, V b is set to range from 0.4V to 0.5V with the step of 0.01V. (2) . V g ranges from -0.4V to 0.4V and the peak value of the substrate current (I b ) must be ensured in this voltage area. From Equation (2), we could obtain Because the performance of a FinFET is equal to a double gate MOSFET, which means that the factor WL in parameter A is determined by the gates at both sides of the Si film. Assuming that the Si/SiO 2 interface states density it N is equal to the normal value about The relationship between the substrate current I b and gate voltage V g under different stress time by keeping V b =0.5V is shown in Figure IV . An increase of I b with increasing stress time is observed. In Figure VI , the slops of all the I peak -V b curves are almost the same, and the value is about q/2kT, which corresponds to Equation (3) very well. Meanwhile, the increase of the interface states density it N with increased stress time is reflected by the increasing of the intercept of I peak -V b curves as shown in Figure V . The differences of intercept under stresses between the fresh one implies the interface states induced by the stress. The dependence of ΔI peak and interface states distribution to the stress time is shown in Figure VI 
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FIGURE VIII. THE GENERATION OF INTERFACE STATE VERSUS Vb UNDER DIFFERENT STRESS TIME IN FinFET
Figure VIII shows the relationship between the interface state generation and V b under different stress time. We can observe that the generation of interface states increases with the stress time but almost independent of V b . This phenomenon implies that the front gate interface is less affected by the increasing V b . The increased V b just supply more carriers which reacted with the interface states to generate larger substrate current (I b ). So under a constant stress situation, the drift of the peak value in I b -V g characteristics with different V b (i.e. Figure II) is determined only by the charge in the oxide, so the oxide charge density under some stress could be extracted by the drift of I peak following this equation
where V  is the difference between the V b corresponding to the drifted I peak , C ox is the capacitance of the gate oxide, and Q ox is charges trapped by the oxide traps.
B. Hot Carrier Induced Interface State and Oxide Trap
Hot carrier due to the high electrical field near the drain area will induce the interface states and oxide trap. In order to analyze the trap generation induced by the hot carrier effect, we add the stress to the device under the condition of V d =3.5V，V g =1.11V, so that the largest substrate current I b could be observed. And the stress time ranges from 0s, through 10s, 20s, 50s, 80s, 100s, 200s, 500s, 800s, finally to 1000s. In this section, we focus our attention on the degradation of I-V characteristics to analyze the interface state and oxide trap. Figure IX is the I b -V g characteristic without stress. It is shown in Figure IX that I b increasing with increased V b before stress. But voltage corresponding to the peak of I b is almost steady. So we can conclusion that the increase of V b just supplies larger recombine current but does not generate interface states or oxide traps which induce the degradation of the sub threshold slop and threshold voltage. Figure I0 is the I b -V g characteristic under different stress time. The increasing of I b with increased stress time can be observed. And the drift of I peak resulted from the charges in the oxide is also observed in Figure I0 .
The experiment and linear fit line of the difference between I peak under different stress and initial I peak0 without stress versus stress time is shown in Figure I1 and Figure I2 . 
III. CONCLUSION
In this paper, the Si/SiO 2 interface state and oxide trap of FinFET are discussed. Gate-diode R-G current method is used for extracting and distinguishing these two types of traps induced by stress. The interface states can be extracted by the relationship between the net increase value of the maximum substrate current (ΔI peak ) and stress time; and the oxide trap can be reflected by the drift of gate voltage ( Δ V g ) corresponding toΔI peak .
